Level design - PDFSEARCH.IO - Document Search Engine

Level design
Results: 1910

#	Item
51	Precision IC Measurements IC Die-Level Monitoring Solutions Ridgetop’s Independent Die-Level Fab Process Monitoring Tools The semiconductor industry is shifting to a pure-play foundry model, and fabless integrated cir Add to Reading List Source URL: www.ridgetopgroup.com Language: English - Date: 2015-07-18 01:30:09 Semiconductor device fabrication Electronic engineering Electromagnetism Electrical engineering Integrated circuits Electronic design Process design kit Fabless manufacturing Electronic design automation Prognostics
52	Efficient Probe Selection in Microarray Design Leszek Gasieniec, ˛ Cindy Y. Li, Paul Sant, Prudence W.H. Wong Abstract— The DNA microarray technology, originally developed to measure the level of gene expression, had Add to Reading List Source URL: cgi.csc.liv.ac.uk Language: English - Date: 2006-07-25 11:45:09 Biology Chemistry Molecular biology Biochemistry Microarrays DNA Nucleic acids Laboratory techniques DNA microarray Hybridization probe Oligonucleotide Bioinformatics
53	Functional Design using Behavioural and Structural Components Richard Sharp University of Cambridge Computer Laboratory William Gates Building JJ Thomson Avenue Add to Reading List Source URL: rich.recoil.org Language: English - Date: 2006-04-13 14:58:00 Electronic engineering Digital electronics Electronic design automation Hardware description languages Electronics Logic synthesis Verilog High-level synthesis VHDL SystemC Adder Silicon compiler
54	Software Tools for Technology Transfer manuscript No. (will be inserted by the editor) Higher-Level Techniques for Hardware Description and Synthesis Alan Mycroft, Richard Sharp Add to Reading List Source URL: rich.recoil.org Language: English - Date: 2006-04-13 14:58:02 Software engineering Computer programming Computing Subroutines Electronic design automation Compiler construction Programming language implementation Theoretical computer science High-level synthesis Recursion Compiler Inline expansion
55	RESEARCH DAY 2015 International Aspects of an Academic Career 19. NovemberVeranstaltungszentrum Mensa, Level 04 8:30 - 9:10 Add to Reading List Source URL: www.research-school.rub.de Language: English - Date: 2015-11-16 08:33:40 Visual arts Knowledge Poster session Presentation Research Poster Mensa International Geo Sample Number Communication design
56	Continued Relevance of Bit-Level Verification Research R. Brayton, N. Een, A. Mishchenko Berkeley Verification and Synthesis Research Center EECS Dept., University of California, Berkeley Introduction Add to Reading List Source URL: fm.csl.sri.com Language: English - Date: 2010-10-30 02:14:08 Theoretical computer science Formal methods Logic in computer science Electronic design automation NP-complete problems Boolean algebra Boolean satisfiability problem Solver Formal equivalence checking Formal verification Model checking Uclid
57	Geosci. Model Dev., 9, 2471–2497, 2016 www.geosci-model-dev.netdoi:gmd © Author(sCC Attribution 3.0 License. Experimental design for three interrelated marine ice sheet and Add to Reading List Source URL: www.geosci-model-dev.net Language: English - Date: 2016-07-25 09:00:38 Physical geography Glaciology Earth Water ice West Antarctic Ice Sheet Ice shelf Cryosphere Climate of Antarctica Subglacial lake Sea level rise Ice sheet Sea ice
58	Facilitator notes: Accessibility audit of water & sanitation facilities Purpose: To evaluate the level of accessibility of an existing water and/or sanitation facility, and to identify possible changes or improvements. Add to Reading List Source URL: wedc.lboro.ac.uk Language: English - Date: 2012-12-03 01:17:17 Health Euthenics Design Sanitation Toilets Sewerage Hygiene Accessibility Urban design Audit WaterAid Latrine
59	CD54AC04, CD74AC04 HEX INVERTERS SCHS305C – JANUARY 2001 – REVISED JUNE 2002 AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Add to Reading List Source URL: personal.denison.edu Language: English - Date: 2015-11-10 08:26:31 Electronic engineering Digital electronics Electronics Integrated circuits Electromagnetism Logic families CMOS Electronic design Fan-out Logic level
60	Lifting the Fog: Bringing Clarity to Shoreline Change Models and Sea Level Rise Tools May 22, 2014 \|\| Oakland, CA Workshop Proceedings Report Workshop organizers Add to Reading List Source URL: coastaladaptation.org Language: English - Date: 2014-11-13 19:17:48 Humancomputer interaction Business process management Information technology management Usability Collaboration Groupware Technology Human communication Information technology Collaboratory Joint Application Design

UPDATE